## PRODUCT CHANGE NOTIFICATION



August 25, 2016

PCN# 082516

Dear Sir/Madam:

## Subject: Notification of Change to LTC3882/LTC3882-1 Die and Datasheet

Dear Sir/Madam:

Please be advised that Linear Technology Corporation has made improvements to the LTC3882/LTC3882-1 product die to improve performance in the following areas:

- 1) Fix errata
- 2) Reduce power up times
- 3) Support I<sup>2</sup>C PMBus thresholds compatible with bus power supplies as low as 1.8 volts
- 4) Improve on-chip EEPROM robustness
- 5) Reduce the ADC update period

The four documented errata in the LTC3882 are eliminated. Refer to the following link for the current LTC3882 errata document <a href="http://cds.linear.com/docs/en/spec-notice/er3882fa.pdf">http://cds.linear.com/docs/en/spec-notice/er3882fa.pdf</a>.

T<sub>INIT</sub>, the time required from application of VIN until the part is ready to start sequencing output rails, is reduced from a typical value of 70ms to 30ms. This may allow applications to power up faster after application of VIN. This change is transparent in all applications that require sequencing of multiple power rails using multiple LTC Power System Management (PSM) parts connected in the recommended manner.

I<sup>2</sup>C thresholds are reduced in order to support PMBus communication with other ICs using I/O interface supplies as low as 1.8 volts. The VIL and VIH specifications for the SDA, SCL, RUNO, RUN1, GPIO0 and GPIO1 pins are reduced from 1.4V and 2.0V, respectively, to 0.8V and 1.35V. The LTC3882 is fully compliant with PMBus 1.2. For more details, please refer to PMBus 1.2 revisions on the PMBus website <a href="http://pmbus.org/Specifications/OlderSpecifications">http://pmbus.org/Specifications/OlderSpecifications</a> and the SMBus Specification Version 2.0 at <a href="http://smbus.org/specs/smbus20.pdf">http://smbus.org/specs/smbus20.pdf</a>.

Error Correcting Code (ECC) is added to the internal non-volatile memory to enhance its reliability. This change is transparent to the user and requires no modifications to programming files or system firmware. As a consequence of adding ECC, the area in the EEPROM available for fault log is reduced to 4 events. The read length of 147 bytes remains the same but the fifth and sixth

events are a repeat of the fourth event. However, when reading the fault log from RAM, all 6 events of cyclical data remain.

The ADC update period,  $T_{CONVERT}$ , is reduced from 100ms to 90ms, providing more timely telemetry of all monitored parameters.

The silicon revision can be electronically read via the MFR\_SPECIAL\_ID PMBus register 420\* where \* is a value of 8-F for the revised silicon.

The LTC3882 electrical specification changes are shown in the attached red-lined datasheet. No changes were made to the analog sections of the LTC3882, and no PWM characteristics changed. Product specifications are unaffected. The die change was qualified by performing characterization over the full operating junction temperature range and through rigorous engineering evaluation across a broad range of application conditions. In addition, the LTC3882 will have successfully completed the following qualification tests prior to release:

- HTOL stress testing 1000 hours
- HAST testing 192 hours
- Unbiased 150C data retention testing 1000 hours
- Thermal cycles 1000 cycles
- 150C high temperature storage life 1000 hours

Samples of the revised material are available for evaluation. Product built using the improved design is targeted for shipment with an approximate datecode of 1648.

Should you have any further questions, please feel free to contact your local Linear Technology sales person or you may contact me at 408-432-1900 ext. 2374, or by E-mail <a href="mailto:DJANI@LINEAR.COM">DJANI@LINEAR.COM</a>. If I do not hear from you by before October 25, 2016, we will consider this change to be approved by your company.

Sincerely,

Daksha Jani Quality Assurance Engineer **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at  $T_J = 25$ °C (Note 2).  $V_{CC} = 5V$ ,  $V_{SENSE0}^+ = V_{SENSE1}^+ = 1.8V$ ,  $V_{SENSE0}^- = V_{SENSE1}^- = I_{AVG\_GND} = GND = 0V$ ,  $I_{SYNC}^- = 500$ kHz (externally driven) unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
IC Supply	•	•					
V <sub>CC</sub>	V <sub>CC</sub> Voltage Range	V <sub>DD33</sub> = Internal LDO	•	4.5		13.8	V
V <sub>DD33_EXT</sub>	V <sub>DD33</sub> Voltage Range	V <sub>CC</sub> = V <sub>DD33</sub> (Note 6)	•	3		3.6	V
V <sub>UVLO</sub>	Undervoltage Lockout Threshold	V <sub>DD33</sub> Rising Hysteresis	•		42	3	mV
lα	IC Operating Current				32		mA
t <sub>INIT</sub>	Controller Initialization Time	Delay from RESTORE_USER_ALL, MFR_RESET or V <sub>DD33</sub> > V <sub>UVLO</sub> Until TON_DELAY Can Begin			<del>70</del> 30		ms
V <sub>DD33</sub> Linear	Regulator						
V <sub>DD33</sub>	Internal V <sub>DD33</sub> Voltage	V <sub>CC</sub> ≥ 4.5V	•	3.2	3.3	3.4	V
I <sub>DD33</sub>	V <sub>DD33</sub> Current Limit	V <sub>DD33</sub> = 2.8V V <sub>DD33</sub> = 0V			85 40		mA mA
V <sub>DD25</sub> Linear	Regulator	25.					
V <sub>DD25</sub>	Internal V <sub>DD25</sub> Voltage			2.25	2.5	2.75	V
I <sub>DD25</sub>	V <sub>DD25</sub> Current Limit				95		mA
PWM Control	Loops			P. F. C.			
VINSNS	V <sub>IN</sub> Sense Voltage Range			3		38	V
R <sub>VINSNS</sub>	VINSNS Input Resistance				278		kΩ
V <sub>OUT_R0</sub>	Range 0 Maximum V <sub>OUT</sub> Range 0 Set Point Accuracy (Note 7)	0.6V ≤ V <sub>OUT</sub> ≤ 5V 0.6V ≤ V <sub>OUT</sub> ≤ 5V		-0.5	5.25 ±0.2	0.5	V % %
	Range 0 Resolution Range 0 LSB Step Size	001			12 1.375		Bits mV
V <sub>OUT_R1</sub>	Range 1 Maximum V <sub>OUT</sub> Range 1 Set Point Accuracy (Note 7)	0.6V ≤ V <sub>OUT</sub> ≤ 2.5V 0.6V ≤ V <sub>OUT</sub> ≤ 2.5V	•	-0.5	2.65 ±0.2	0.5	% %
	Range 1 Resolution Range 1 LSB Step Size				12 0.6875		Bits mV
IVSENSE	V <sub>SENSE</sub> Input Current	V <sub>SENSE</sub> <sup>+</sup> = 5.5V V <sub>SENSE</sub> <sup>-</sup> = 0V			235 -335		μA Aų
V <sub>LINEREG</sub>	V <sub>CC</sub> Line Regulation, No Output Servo	4.5V ≤ V <sub>CC</sub> ≤ 13.2V (See Test Circuit)		-0.02		0.02	%/V
AVP	AVP Set Accuracy, ∆V <sub>DUT</sub>	AVP = 10%, VOUT_COMMAND = 1.8V, I <sub>SENSE</sub> Differential Step 3mV (20%) to 12mV (80%) IOUT_OC_WARN_LIMIT at 15mV	•	-118		-96	mV
	Resolution LSB Step Size				5 0.5		Bits %
A <sub>V(OL)</sub>	Error Amplifier Open-Loop Voltage Gain				87		dB
SR	Error Amplifier Slew Rate		+		9.5		V/µs
f <sub>OdB</sub>	Error Amplifier Bandwidth		$\top$		30		MHz
ICOMP	Error Amplifier Output Current	Sourcing Sinking			-2.6 34		mA mA
R <sub>VSFB</sub>	Resistance Between V <sub>SENSE</sub> <sup>+</sup> and FB	Range 0 Range 1	•	52 37	67 49	83 61	kΩ kΩ
VISENSE	I <sub>SENSE</sub> Differential Input Range				±70		m۷
ISENSE	I <sub>SENSE</sub> Input Current	0V ≤ V <sub>PIN</sub> ≤ 5.5V		-1	±0.1	1	μА
I <sub>AVG_VOS</sub>	I <sub>AVG</sub> Current Sense Offset	Referred to I <sub>SENSE</sub> Inputs	•	-600	±175	650	μV Vų

LINEAR

**ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at  $T_J = 25^{\circ}\text{C}$  (Note 2).  $V_{CC} = 5\text{V}$ ,  $V_{SENSE0}^+ = V_{SENSE1}^+ = 1.8\text{V}$ ,  $V_{SENSE0}^- = V_{SENSE0}^- = V_{SENSE1}^- = I_{AVG\_GND} = GND = 0\text{V}$ ,  $f_{SYNC} = 500\text{kHz}$  (externally driven) unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>SIOS</sub>	Slave Current Sharing Offset	Referred to I <sub>SENSE</sub> Inputs		-800	±300	700	μV Vų
f <sub>SYNC</sub>	SYNC Frequency Accuracy	250kHz ≤ f <sub>SYNC</sub> ≤ 1.25MHz	•	-10		10	%
Input Voltage	Supervisor						
N <sub>VON</sub>	Input ON/OFF Resolution LSB Step Size				8 143		Bits mV
V <sub>ON_TOL</sub>	Input ON/OFF Threshold Accuracy	15V ≤ V <sub>IN_ON</sub> ≤ 35V	•	-2		2	%
Output Voltag	e Supervisors	_					
N <sub>UVOV</sub>	Resolution				9		Bits
V <sub>UVOV_R0</sub>	Range 0 Maximum Threshold Range 0 Accuracy Range 0 LSB Step Size	2V ≤ V <sub>OUT</sub> ≤ 5V (UV and OV)	•	-1	5.5	1	V % mV
V <sub>UVOV_R1</sub>	Range 1 Maximum Threshold Range 1 Accuracy Range 1 LSB Step Size	1V ≤ V <sub>OUT</sub> ≤ 2.5V (UV and OV)	•	-1	2.75 5.5	1	W mV
Output Currer	nt Supervisors						
N <sub>ILIM</sub>	Resolution Step Size	Isense <sup>+</sup> - Isense <sup>-</sup>			8 0.4		Bits mV
V <sub>ILIM_TOL</sub>	Output Current Limit Accuracy	15mV < I <sub>SENSE</sub> <sup>+</sup> - I <sub>SENSE</sub> <sup>-</sup> ≤ 30mV 30mV < I <sub>SENSE</sub> <sup>+</sup> - I <sub>SENSE</sub> <sup>-</sup> ≤ 50mV 50mV < I <sub>SENSE</sub> <sup>+</sup> - I <sub>SENSE</sub> <sup>-</sup> ≤ 70mV	•	-1.7 -2.5 -5.2		1.7 2.5 5.2	mV mV mV
VIREV	I <sub>REV</sub> Threshold Voltage	Isense <sup>+</sup> - Isense <sup>-</sup>			0		mV
ADC Readbac	k Telemetry (Note 8)	<u> </u>	% a				
N <sub>VIN</sub>	VINSNS Readback Resolution	(Note 9)			10		Bits
V <sub>IN_TUE</sub>	VINSNS Total Unadjusted Readback Error	4.5V ≤ VINSNS ≤ 38V	•			0.5	% %
N <sub>DC</sub>	PWM Duty Cycle Resolution	(Note 9)			10		Bits
DC <sub>TUE</sub>	PWM Duty Cycle Total Unadjusted Readback Error	PWM Duty Cycle = 12.5%		-2		2	%
N <sub>VOUT</sub>	V <sub>OUT</sub> Resolution LSB Step Size				16 244		Bits µV
V <sub>OUT_TUE</sub>	V <sub>OUT</sub> Total Unadjusted Readback Error	$0.6V \le V_{OUT} \le 5.5V$ , Constant Load	•	-0.5	±0.2	0.5	% %
Nisense	I <sub>OUT</sub> Readback Resolution LSB Step Size (at I <sub>SENSE</sub> <sup>±</sup> )	(Note 9) $0mV \le  I_{SENSE}^+ - I_{SENSE}^-  < 16mV$ $16mV \le  I_{SENSE}^+ - I_{SENSE}^-  < 32mV$ $32mV \le  I_{SENSE}^+ - I_{SENSE}^-  < 63.9mV$ $63.9mV \le  I_{SENSE}^+ - I_{SENSE}^-  \le 70mV$			10 15.625 31.25 62.5 125		Bits µV µV µV µV
SENSE_FS	I <sub>OUT</sub> Full Scale Conversion Range				±70		mV
SENSE_TUE	I <sub>OUT</sub> Total Unadjusted Readback Error	$ I_{SENSE}^+ - I_{SENSE}^-  \ge 6$ mV, $0$ V $\le V_{OUT} \le 5.5$ V	•	-1		1	%
SENSE_OS	I <sub>OUT</sub> Zero-Code Offset Voltage			-32		32	μV
N <sub>TEMP</sub>	Temperature Resolution				0.25		°C
T <sub>EXT_TUE</sub>	External Temperature Total Unadjusted Readback Error	TSNS0, TSNS1 ≤ 1.85V (Note 10) MFR_PWM_MODE_LTC3882[6] = 0 MFR_PWM_MODE_LTC3882[6] = 1	:	-3 -7		3 7	°C
T <sub>INT_TUE</sub>	Internal Temperature Total Unadjusted Readback Error	Internal Diode	•		±1		°C
	Update Rate	(Note 11)			100 90		ms

**TUNEAR** 

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at  $T_J = 25^{\circ}C$  (Note 2).  $V_{CC} = 5V$ ,  $V_{SENSE0}^+ = V_{SENSE1}^+ = 1.8V$ ,  $V_{SENSE0}^- = V_{SENSE1}^- = I_{AVG\_GND} = GND = 0V$ ,  $f_{SYNC} = 500$ kHz (externally driven) unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Internal EEPRON	(Notes 4, 6)						
Endurance	Number of Write Operations	$0^{\circ}C \le T_{J} \le 85^{\circ}C$ During All Write Operations	•	10,000			Cycles
Retention	Stored Data Retention	T <sub>J</sub> ≤ 125°C	•	10			Years
Mass Write Time	STORE_USER_ALL Execution Duration	$0^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 85^{\circ}\text{C}$ During All Write Operations	•		0.2	2	S
	CL, SDA, RUN <i>n</i> , GPIO <i>n</i> , SYNC, SHARE_CL	OCK, WP)		- 10			
V <sub>IH</sub>	Input High Voltage	SCL, SDA, RUNO, RUN1, GPIOO, GPIO1 SYNC, SHARE_CLK, WP	•	1.8	35		V
V <sub>IL</sub>	Input Low Voltage	SCL, SDA, RUNO, RUN1, GPIOO, GPIO1 SYNC, SHARE_CLK, WP	•			<del>1.4</del> 0.8 0.6	V
V <sub>HYST</sub>	Input Hysteresis	SCL, SDA			80		mV
I <sub>PUWP</sub>	Input Pull-Up Current	WP = 0V			10		μА
C <sub>IN</sub>	Input Capacitance	SCL, SDA, RUNO, RUN1, GPIOO, GPIO1, SYNC, SHARE_CLK				10	pF
t <sub>FILT</sub>	Input Digital Filter Delay	GPIOO, GPIO1 RUNO, RUN1		i.	3 10		μs μs
Digital Outputs (	PWMn/TGn, ENn/BGn)		_				
V <sub>OL</sub>	Output Low Voltage	I <sub>SINK</sub> = 2mA	•			300	mV
V <sub>OH</sub>	Output High Voltage	I <sub>SOURCE</sub> = 2mA	•	2.7			٧
t <sub>RO</sub>	Output Rise Time	C <sub>LOAD</sub> = 30pF, 10% to 90%			5		ns
t <sub>FO</sub>	Output Fall Time	C <sub>LOAD</sub> = 30pF, 90% to 10%			4		ns
Open Drain and	Three State Outputs (SCL, SDA, RUN <i>n</i> , GP	10n, SYNC, SHARE_CLOCK, ALERT, PWMn, ENn)					
V <sub>OL</sub>	Output Low Voltage	I <sub>SINK</sub> = 3mA; SDA, SCL, GPIOO, GPIO1, ALERT, SYNC, RUNO, RUN1, SHARE_CLK	•		0.2	0.4	V
I <sub>TEST</sub>	PWM Protocol Test Current	ENO, EN1 = 3.3V, MFR_PWM_MODE_LTC3882[2:1] = 0			10		μА
I <sub>LKG</sub>	Output Leakage Current	$0V \le PWM0, PWM1 \le V_{DD33}$ $0V \le EN0, EN1 \le V_{DD33}$ $0V \le GPI00, GPI01 \le 3.6V$	•	-1		1	μА
		0V ≤ SYNC, SHARE_CLK ≤ 3.6V 0V ≤ RUNO, RUN1 ≤ 5.5V	•	-5		5	μА
		0V ≤ SCL, SDA, ALERT ≤ 5.5V	•	-5		5	μА
Serial Bus Timin	g						
f <sub>SMB</sub>	Serial Bus Operating Frequency		•	10		400	kHz
t <sub>BUF</sub>	Bus Free Time Between Stop and Start		•	1.3			μs
t <sub>HD,STA</sub>	Hold Time After (Repeated) Start Condition. After This Period, the First Clock Is Generated		•	0.6			μs
t <sub>SU,STA</sub>	Repeated Start Condition Setup Time		•	0.6			μs
t <sub>SU,STO</sub>	Stop Condition Setup Time		•	0.6			μs
t <sub>HD,DAT</sub>	Data Hold Time: Receiving Data Transmitting Data		:	0 0.3		0.9	ns µs
t <sub>SU,DAT</sub>	Input Data Setup Time		•	100		- (1-7)	ns
t <sub>TIMEOUT</sub>	Clock Low Timeout		•	25		35	ms
tLOW	Serial Clock Low Period		•	1.3		10000	μs
t <sub>HIGH</sub>	Serial Clock High Period		•	0.6			μs

**TUNEAR**